Baseband signal FPGA programming for application in amplifier linearization technique that uses second harmonic

Marko Živanović, Student Member, IEEE, Nataša Maleš - Ilić, Member, IEEE

Abstract—In this paper, the procedure of FPGA programming for the signal generation and processing for RF power amplifier linearization by the technique that uses second harmonics is presented. The proposed technique uses the modified baseband signals that modulate the fundamental carrier second harmonic. This additional signal processed for linearization is then injected at the input and output of the amplifier transistor. In-phase and quadrature-phase components of the modified baseband signal are formed as the products of the second order nonlinearity of a nonlinear system fed by the useful baseband signal. This process is realized on FPGA board.

Index Terms—linearization, amplifier, baseband signal, second harmonics, intermodulation products.

I. INTRODUCTION

A ccording to the current trends to develop or improve the linearization techniques for power amplifiers in high speed and quality wireless communication systems, the intention of this project is to modify the linearization technique that uses second harmonics toward a baseband signal digital processing, [1]. The aim of this project is to create required in-phase and quadrature-phase baseband signals for linearization, which modulate carrier at the second harmonic. The process is performed by programming FPGA board, [2]. The modulated signal at the second harmonic is then injected at the input of the amplifier transistor together with the fundamental signal and also fed at the transistor output in order to reduce the intermodulation products. The modulated second harmonic and fundamental signal are mixed due to the second order nonlinearity of the transistor generating the additional third-order nonlinear products that may suppress the original intermodulation products distorted by the transistor nonlinear characteristic.

II. FPGA PROGRAMMING

A system for generating the in-phase and quadrature-phase components [3] of both the useful baseband signals and the linearization signal that will be further exploited to modulate the fundamental carrier second harmonic is implemented on FPGA board. This process represents a part of the proposed technique for linearization of RF power amplifiers which block diagram outlined as Component generator is shown in Figure 1.

The main task of the Component generator, which consists of several functional units [2]-[5], is to generate and perform the modifications of the in-phase and quadrature-phase components of the baseband signal given by Equations (1) and (2), respectively, for generating the in-phase and quadrature-phase components of the linearization signals, Equations (3) and (4).

\[ I = \left( c(t) / v_s \right) \cos(\varphi(t)) \]  
\[ Q = \left( c(t) / v_s \right) \sin(\varphi(t)) \]

\[ I_{\text{lin.signal}} = a_i |\phi_i| e^{-j|\phi_i|} (I^2 - Q^2) \]  
\[ Q_{\text{lin.signal}} = a_i |\phi_i| e^{-j|\phi_i|} 2IQ \]

The Component generator generates two components of baseband signal (in-phase and quadrature-phase) and four linearization components which are separately multiplied by \( a_i |\phi_i| \) for amplitude tuning and adjusted in phase by \( \theta |\phi_i| \) for the injection at the amplifier transistor input and output after modulation of the carrier second harmonic. Indexes \( i \) and \( o \) in subscript are related to the signals prepared for the injection at the input and output of the amplifier transistor, respectively. The baseband signal is generated in the system as the pseudo-random bits over which the procession is carried out in order to obtain the linearization components with the adequate amplitudes and phases.

Main features of systems are: working frequency is 60 MHz, generation of Linearization signal components is at frequency of 1 MHz and system supports QAM formats-16, 32, 64, 128 and 256. For the 16, 32, 64 QAM, the system meets the requirement to generate Linearization components at
a frequency of 1 MHz, while the 128 QAM generates linearization components at a frequency of 0.85 MHz, and 256 QAM frequency components linearization signal is 1.25 MHz.

The phase dependence of the value of the port is $\varphi = 5.7^\circ (\text{phase}_\text{in})$. The smallest phase shift is $5.7^\circ$ which corresponds to the delay of the output signal from one system clock. The value on these ports "0 ... 0" relates to the zero phase shift.

The Component generator consists of two parts: the pseudo-random signal generator with QAM modulation (the left part of the block diagram - MAPPER and filters) and subsystems for the modification of the signal (the right part of the block diagram - multipliers and blocks for the phase shift). Block MAPPER provides the in-phase and quadrature-phase signal components. The filters (blocks marked with FIR) are used for narrowing the spectrum of baseband signals and linearization signals to prevent the effect of spectrum overlapping. Type of filters is rise-cosine and realized in the polyphase structure, [5]. LPM multipliers are used to multiply the received signal with a constant determined on the port, while the phase buffers are used to achieve the delay or phase shift. The outputs of the phase buffers are connected to the digital-to-analog converters which are the integral parts of the FPGA board.

System data are presented in various fixed point formats which depends on the type of modulation. Presentation of data in this format reduces the error resulting from the finite length of the bit word and contributes to savings in hardware resources. The Figure 2 shows the signals at the output of the system.

![Fig. 1. Component generator block diagram](image)

<table>
<thead>
<tr>
<th>Type QAM</th>
<th>Port mod $N$</th>
<th>Bit rate [MHz]</th>
<th>Port Type QAM</th>
</tr>
</thead>
<tbody>
<tr>
<td>16</td>
<td>15</td>
<td>4</td>
<td>&quot;000&quot;</td>
</tr>
<tr>
<td>32</td>
<td>12</td>
<td>5</td>
<td>&quot;001&quot;</td>
</tr>
<tr>
<td>64</td>
<td>10</td>
<td>6</td>
<td>&quot;010&quot;</td>
</tr>
<tr>
<td>128</td>
<td>8</td>
<td>7.5</td>
<td>&quot;011&quot;</td>
</tr>
<tr>
<td>256</td>
<td>7</td>
<td>8.57</td>
<td>&quot;100&quot;</td>
</tr>
</tbody>
</table>

III. CONCLUSION

In this project, the baseband and linearization signals are generated and processed by FPGA board programming. The prepared signals are to be lead further to the digital-to-analog converters, the RF modulators, one related to modulation of the useful signals by using fundamental carrier and the additional modulators with the carrier at the second harmonics. Modulated fundamental signal and additional signal for linearization at the second harmonic will be then injected at the input and/or output of the transistor in amplifier circuit to suppress the intermodulation products and linearize RF power amplifier. The obtained results of linearization are intended to be sent for publication at the International Journal or Conference.

IV. CAREER

My future plans are to continue education at PhD studies in the field of microwave electronics that is my field of interest.

V. BENEFITS OF SCHOLARSHIP

Getting MTT-s scholarship has had a big influence on me in encouragement to move forward in achieving objectives and deepening of knowledge. While I was working on a project I gained a lot of new knowledge in the field of hardware implementation. Attending the conference brought me a lot of new friendships with colleagues from all around the world, a wider perspective on the development and progress of technology, experience with the latest technical resources as well as a small tourist exploring of Rome and introduction with Italian culture.

REFERENCES


